Prof. Ritu Pahwa
HOD/Associate Professor
Google Scholar page : https://scholar.google.com/citations?user=mDOT21Qb6mMC&hl=en
LinkedIn ID : https://www.linkedin.com/in/dr-ritu-pahwa-42148124b/
I am Dr. Ritu Pahwa, Associate Professor and Head of the Department of Computer Science and Engineering (Artificial Intelligence & Machine Learning). I have extensive experience in teaching, research, and academic administration, with a strong focus on Artificial Intelligence, Machine Learning, and emerging computing technologies. I am passionate about fostering an innovative learning environment, mentoring students, and guiding faculty towards academic excellence.
Education
Ph.D. (Electronics & Communication Engineering, USIC&T, GGSIPU, New Delhi)
​
-
Ph.D. form Guru Gobind Singh Indraprastha University, (New Delhi) in Department of Electronics & Communication Engineering in regular mode on topic “Non-Invasive Electrocardiogram Extraction and Analysis using Wavelet and Machine Learning Techniques”. (Defended Viva on 13/09/2021)
Master of Engineering (Electronics & Communication Engineering)
​
-
Academic year 2005-2007
-
Vaish College of Engineering, Rohtak, (Maharishi Dayanand University)
Bachelor of Engineering (Electronics)
-
Academic year 1993-1997
-
K. K. Wagh Institute of Engineering Education & Research, Nasik, (Pune University).
Professional Memberships
-
IEEE Senior Membership: 97799766 (Eligible for year 2024)
-
ACM Professional Membership: 5216481 (Eligible for year 2024)
-
(Mentor of DCE ACM Student Chapter in Sep. 2023)
Experience
Associate Professor & HOD CSE(AIML)
Dronacharya College of Engineering, Farrukhnagar,
Nov, 2020 - Present
Assistant Professor
IITM Janakpuri Delhi
14th March, 2022-30th October, 2022
Assistant Professor (CSE)
Vaish College of Engineering, Rohtak, Haryana
Jan,2010 - Aug, 2016
Lecturer
Vaish College of Engineering, Rohtak, Haryana
Aug,2007-Dec, 2009
Training
Himachal Futuristic Communication Ltd., Gurgaon
Trainer
Aptech Computer Centre, Rohtak
Project Undergone
-
Lighting arrestor element fall counter & peak volt hold meter in 1996-97.
(Sponsored by Crompton Greaves Switch Gear Complex Ambad (MIDC), Nasik. -
Medisoft Hospital Management System (Sponsored by Himachal Futuristic Communication Ltd., Gurgaon)
Skills
-
Programming Languages : C, C++, Perl, MATLAB, Python
-
Assembly Languages : Intel (8085, 8086, 8051, 8031), PIC Microcontroller, Motorola (MC68000)
-
Hardware Description Languages (HDLs) : VHDL, Verilog
-
Hardware Verification Languages (HVLs) : Open VERA, System-Verilog
-
VLSI Synthesis Tools : Xilinx, Tanner, FPGA Adv
-
VLSI Simulation Tools :Active HDL, Nc Verilog
-
Other Simulation Tools : TSPICE, PSPICE
-
Environments : Windows, GNU/LINUX, UNIX (Sun Solaris)
